Welcome, Guest. Please Login 3dfx Archive
 
  HomeHelpSearchLogin  
 
Pages: 1 2 
Send Topic Print
the Xilinx chip on Voodoo5 6000's... (Read 547 times)
Obi-Wan_Kenobi
Ex Member


the Xilinx chip on Voodoo5 6000's...
31.03.06 at 22:32:22
 
Hello all,

all of us 3dfx Voodoo5 6000 people have the 6 pinned connector infront of our Xilinx chips and I do know that those pins were used to program that Xilinx chip, but what is the purpose of that Xilinx chip?

The ATi Radeon X1900 series have that chip as well:
...

and here the same type chip on the Voodoo5 6000's:
...

Do both Xilinx chips have the same purpose, if so what purpose?

Cheers,

Ben Kenobi.
Back to top
« Last Edit: 31.03.06 at 22:44:40 by N/A »  
 
IP Logged
 
gtxe
Junior Member
**
Offline


v56k user

Posts: 54
germany
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #1 - 31.03.06 at 23:29:40
 
If you search on the website http://www.xilinx.com "XC9536", you find this:
http://direct.xilinx.com/bvdocs/appnotes/xapp103.pdf
or this:
http://www.xilinx.com/bvdocs/publications/ds120-1.pdf

it seems to be a programable chip.
Back to top
« Last Edit: 31.03.06 at 23:34:54 by gtxe »  
 
IP Logged
 
Obi-Wan_Kenobi
Ex Member


Re: the Xilinx chip on Voodoo5 6000's...
Reply #2 - 01.04.06 at 00:51:44
 
yeah I know that it is programable I did state that hehe the 6 pins infront of it were used to program that chip, but there should a more logic purpose in a way like to keep the power feed and dataflow stable between all 4 VSA's , ram chips and HiNT PCI-PCI bridge chip or something?
Back to top
« Last Edit: 01.04.06 at 00:55:29 by N/A »  
 
IP Logged
 
paulpsomiadis
God Member
*****
Offline


-=3Dfx still rox!=-

Posts: 2011
Newcastle U.K.
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #3 - 01.04.06 at 02:10:20
 
By glancing at the PDF file links provided by @gtxe  -I'm assuming that it's a debug interface chip on BOTH cards that is used by engineers in the lab to test and fix BIOS bugs. Wink
Back to top
 

-=To MOD or not to MOD, that is a DUMB question - just MOD it!=-&&&&+May God stand between you and harm in all the empty places you must walk.+
themadhaxor  
IP Logged
 
gamma742
God Member
*****
Offline


3Dfx Gamer

Posts: 1668
San Diego, CA  USA
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #4 - 01.04.06 at 06:45:12
 
Don't we also have the same thing on our 200SBi cards? I know the pin configuration is a bit different 2 rows of 3.
Back to top
 

Quantum3D AAlchemy 3 Channel SwapLock/SyncLock System.  Powered by VSA 100 GPUs Running in SLI Mode. 3dfx at it's Best......
gamma742 https://www.facebook.com/bob.waller  
IP Logged
 
hanksemenec
YaBB Newbies
*
Offline



Posts: 41
3DFX
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #5 - 01.04.06 at 15:46:26
 
6 pins are JTAG interface.

Chip controlls the reset and 14MHz clock to VSA100. If 12 V power is not present, chips are sent to reset and 14MHz clock is removed.
Back to top
 
 
IP Logged
 
Obi-Wan_Kenobi
Ex Member


Re: the Xilinx chip on Voodoo5 6000's...
Reply #6 - 01.04.06 at 18:02:48
 
what's that advantage of that 14Mhz clock since that the most VSA_100 chips run frequently @ 166Mhz ?

Sorry but I don't understand where the 14Mhz get's in and what it is needed for hehe Smiley
Back to top
« Last Edit: 01.04.06 at 18:03:30 by N/A »  
 
IP Logged
 
SirSlayer
YaBB Newbies
*
Offline


I love YaBB 1G - SP1!

Posts: 9
Re: the Xilinx chip on Voodoo5 6000's...
Reply #7 - 01.04.06 at 18:41:10
 
I think the 14mhz signal is for a test clock to each VSA-100 chip to produce a logic output to a debugger interface.
Back to top
 
 
IP Logged
 
hanksemenec
YaBB Newbies
*
Offline



Posts: 41
3DFX
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #8 - 01.04.06 at 22:12:35
 
14.31818 is the ref. clock for internal PLLs
Back to top
 
 
IP Logged
 
SirSlayer
YaBB Newbies
*
Offline


I love YaBB 1G - SP1!

Posts: 9
Re: the Xilinx chip on Voodoo5 6000's...
Reply #9 - 02.04.06 at 00:04:35
 
So is this correct then? Fout = 14.31818 mhz * (N + 2) / (M + 2) / (2 ^ K) to control the GRX Clock. What else does the ref. signal output to, the AGP speed or Sli clocks ???  and I would guess that the 6 pin interface would only be on proto-boards and not on final production boards or is it a standard method of Q.A. and trobleshooting??
Back to top
 
 
IP Logged
 
hanksemenec
YaBB Newbies
*
Offline



Posts: 41
3DFX
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #10 - 02.04.06 at 02:17:55
 
There are 2 PLLs connected to 14 MHz. First one to generate GRX clock, which is the same as MEM clock.
Second PLL generates the display clock.

There is also 3rd PLL that is connected to AGP (PCI) clock that one is used for phase recovery, it is not programmable.

JTAG port would be on all boards, it is necessary to program the Xilinx chip for the board to be functional.
Back to top
 
 
IP Logged
 
Obi-Wan_Kenobi
Ex Member


Re: the Xilinx chip on Voodoo5 6000's...
Reply #11 - 02.04.06 at 02:56:27
 
hmm very interestig, but it's gett'n pretty nitty gritty for me now hehe what is a PLL? never heard of that, sorry Hank. Smiley
Back to top
« Last Edit: 02.04.06 at 02:57:24 by N/A »  
 
IP Logged
 
TM30
God Member
*****
Offline



Posts: 1108
Germany
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #12 - 02.04.06 at 03:23:01
 
a PLL is a clock generator imho...
Back to top
 
 
IP Logged
 
Thema
Senior Member
****
Offline


Hardcore Powah

Posts: 485
Slovenia
Gender: male
Re: the Xilinx chip on Voodoo5 6000's...
Reply #13 - 02.04.06 at 13:42:25
 
PLLs (phase locked loops) are electonic systems that compare the freq. for some application with a reference freq. and correct it. (PLLs include the application's ferq. generator)

In RL its quite more complex then I explained but just so that u get a picture. Tongue

As Hank said in our case here the Xilinx is the one providing those reference freq.s.
Back to top
« Last Edit: 02.04.06 at 13:46:28 by Thema »  
 
IP Logged
 
SirSlayer
YaBB Newbies
*
Offline


I love YaBB 1G - SP1!

Posts: 9
Re: the Xilinx chip on Voodoo5 6000's...
Reply #14 - 02.04.06 at 14:10:16
 
The Phased-Locked Loop (PLL) is an electronic feedback loop and It is found in many communication devices. The PLL circuit is to make a variable-frequency oscillator to lock in at a frequency (The GRX and Video clk for example ) and the phase angle (sine wave) of a standard frequency (14.3181 mhz)  used as a reference and I think using the Registers (flip flops) allows the software to program the Fout at 166 mhz or any other desire frequency you program into. With out this circuit, the Art of Overclocking our Voodoos would not exist!!!! (Unless you went old fashion and used a radio knob!!!)  ;~)

Hank mention that the AGP PLL is used for phase recovery (phase correction?) I wonder is this is the reason for the Voodoo5 can't do the AGP 4X mode correctly because of wandering frequency??? Please correct me if I am wrong....
Back to top
 
 
IP Logged
 
Pages: 1 2 
Send Topic Print